☆ Yσɠƚԋσʂ ☆@lemmy.ml to

RISC-V@lemmy.mlEnglish · 2 months ago

XiangShan - an open-source high-performance RISC-V processor project

0

14

XiangShan - an open-source high-performance RISC-V processor project

☆ Yσɠƚԋσʂ ☆@lemmy.ml to

RISC-V@lemmy.mlEnglish · 2 months ago

0

GitHub - OpenXiangShan/XiangShan: Open-source high-performance RISC-V processor

Open-source high-performance RISC-V processor. Contribute to OpenXiangShan/XiangShan development by creating an account on GitHub.

You must log in or register to comment.

Chat

RISC-V@lemmy.ml

You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: !riscv@lemmy.ml

RISC-V (pronounced “risk-five”) is a license-free, modular, extensible instruction set architecture (ISA).

Youtube | Twitter

Other RISC-V communities on Lemmy

Visibility: Public

This community can be federated to other instances and be posted/commented in by their users.

6 users / day
7 users / week
49 users / month
480 users / 6 months
3 local subscribers
879 subscribers
193 Posts
223 Comments
Modlog

mods:
testman@lemmy.ml